



Shared Stress Reliability Testing with ACS Software

PRODUCT ARTICLE



Introduction

When developing new materials and technologies, quality development plays a key role in testing the reliability of such products. Faults overlooked in the product during this phase could mean costly delays when going to market or even the death of the project. Reliability tests improve quality, reduce failure rates, ensure high yields, and increase confidence. Improving the efficiency of these tests increases throughput which shortens the time between technology development and production.

Reliability testing may occur during both the quality development phase and the production phase. Quality improvement, which covers finding the causes of failure and the improvement of failure modes, and lifetime estimation, which requires determining the product’s time to failure or degradation, typically occur during the quality development

stage. Meanwhile, burn-in and quality assurance tests for generating evidence that the product does not degrade under different stress conditions usually happen during the production phase. **Figure 1** shows the rate of failure over time and when different reliability tests occur.

Stress is an important factor in reliability testing due to its ability to accelerate the aging process for lifetime estimation as well as for weeding out defects and random failures. To accelerate this process further, we can maximize DUT (device under test) numbers and increase throughput while minimizing costs via shared stress testing (**Figure 2**).

Keithley ACS software version 6.3 supports the shared stress methodology for high volume reliability testing, accelerating test times.




Figure 1: Failure rate over time




Figure 2: Shared stress methods in comparison to per-pin stress

Shared Stress in ACS Software v6.3

Shared stress in ACS software v6.3 allows users to apply different reliability test methods such as TDDB, AC-TDDB, TZDB, and HTRB to large groups of DUTs in parallel.

To access the shared stress sample projects available in version 6.3, select File -> Open Project and choose one of the Shared_Stress_Example projects (Figure 3).




Figure 3: Open Project Dialog

Each of the projects utilize a different shared stress method as illustrated in **Figure 4**. The first two cases utilize a probe card to move between different sites on the wafer being tested. Case 1 involves probing multiple sites at a time, while case 2 prioritizes probing multiple devices on a single site. Case 3 is for when a heat bath is being applied to the diced wafer chip, requiring fixed connections to each site.




Figure 4: Shared stress example project cases

Figure 5 charts the structure of the shared stress test as it is configured within ACS software. The device file contains the user defined attributes and device IDs, as shown in **Figure 6**.




Figure 5: ACS software shared stress test project structure



Figure 6: The device file format and usage

Figure 7 shows how the instrumentation is configured for a shared stress test project. A switch matrix is used to control when stress is applied to the DUTs and when measurements are taken.




Figure 7: Shared stress test instrument setup

Conclusion

ACS software provides all the tools required for shared stress reliability testing and makes automating the tests easy. Three new sample projects were added, each utilizing a different probing method. Along with these projects, a new PTM (python test module) library and linear parametric test library (ptmlpt) have been implemented as well. The ptmlpt can be used with the 4200A, and the PTM can be modified by the user as needed, showing that ACS software offers the flexibility to support almost any reliability test application.

Sample Project: Shared_Stress_Example

PTM Library: Shared_Stress_Demo.py

ptmlpt: shared_stress_lib.py

Figure 8: Projects and libraries added in ACS software v6.3

Contact Information:

Australia 1 800 709 465
Austria* 00800 2255 4835
Balkans, Israel, South Africa and other ISE Countries +41 52 675 3777
Belgium* 00800 2255 4835
Brazil +55 (11) 3530-8901
Canada 1 800 833 9200
Central East Europe / Baltics +41 52 675 3777
Central Europe / Greece +41 52 675 3777
Denmark +45 80 88 1401
Finland +41 52 675 3777
France* 00800 2255 4835
Germany* 00800 2255 4835
Hong Kong 400 820 5835
India 000 800 650 1835
Indonesia 007 803 601 5249
Italy 00800 2255 4835
Japan 81 (3) 6714 3086
Luxembourg +41 52 675 3777
Malaysia 1 800 22 55835
Mexico, Central/South America and Caribbean 52 (55) 88 69 35 25
Middle East, Asia, and North Africa +41 52 675 3777
The Netherlands* 00800 2255 4835
New Zealand 0800 800 238
Norway 800 16098
People's Republic of China 400 820 5835
Philippines 1 800 1601 0077
Poland +41 52 675 3777
Portugal 80 08 12370
Republic of Korea +82 2 565 1455
Russia / CIS +7 (495) 6647564
Singapore 800 6011 473
South Africa +41 52 675 3777
Spain* 00800 2255 4835
Sweden* 00800 2255 4835
Switzerland* 00800 2255 4835
Taiwan 886 (2) 2656 6688
Thailand 1 800 011 931
United Kingdom / Ireland* 00800 2255 4835
USA 1 800 833 9200
Vietnam 12060128

* European toll-free number. If not accessible, call: +41 52 675 3777

Rev. 02.2022



Find more valuable resources at [TEK.COM](https://www.tek.com)

Copyright © Tektronix. All rights reserved. Tektronix products are covered by U.S. and foreign patents, issued and pending. Information in this publication supersedes that in all previously published material. Specification and price change privileges reserved. TEKTRONIX and TEK are registered trademarks of Tektronix, Inc. PCI Express, PCIe, and PCI-SIG are registered trademarks and/or service marks of PCI-SIG. All other trade names referenced are the service marks, trademarks or registered trademarks of their respective companies.

113023 SBG 1KW-74042-0

